Recently, Graphcore has introduced an IPU Processor for accelerating machine learning applications. The architecture of the processor has been designed to achieve state of the art performance on current machine intelligence models for both training and inference.
Introduction
Deep Neural Networks (DNN) approaches are being increasingly deployed into real-time applications across a wide spectrum of functional domains, ranging, for example, from video segmentation to natural language translation.
The real-time nature of these applications creates a requirement for system responsiveness, which imposes strict latency constraints on the inference of the large underlying DNN models.
A response latency of 100 ms or less to a query sent by a user will give the impression of instantaneous system feedback. The latency limit for uninterrupted utilization of an interactive system is about one second. When the response latency reaches two seconds or more, the user will likely doubt that the system is working properly or will switch attention to another task altogether [11] . Having the smallest response time is thus crucial for industrial real-time application of machine learning.
A more efficient use of hardware can improve the performance and scalability of an application without incurring additional cost, which is critical in massively-deployed consumer applications.
One example is a batching strategy that consists of aggregating multiple inputs into a single batch load. However, real-time latency limits the batch size [1] as the latency increases proportionally with size. Furthermore, uneven system loading will limit the possibility of building up optimal batch sizes, as the waiting time for the queue to fill with the right amount of inputs is constrained by the overall response latency.
At Qwant, we have developed a prototype of an image search engine 1 [13, 12] based on DNN and are motivated to optimise performance for both training and inference.
Graphcore recently introduced the Intelligence Processing Unit (IPU) processor, developed to accelerate machine learning applications. The IPU is a processor designed for parallel computation of sparse high dimensional graphs and data structures. It supports massively parallel processing across thousands of independent processing threads. This is achieved by the 1,216 high performance machine learning processor cores (IPU-Cores) on the IPU, each of which contains 6 processor threads. Memory is distributed on the chip. Each IPU-Core is coupled to 256kB of memory, yielding 304MB of SRAM memory per IPU, and a memory bandwidth of 45TBps. The IPU adopts a Bulk Synchronous Parallel (BSP) approach to facilitate efficient programming [8] .
The Graphcore C2 card is a PCI Express Gen3/4 card containing two IPUs. One C2 card draws equivalent power (300W) to alternative single chip offerings on the market.
The IPU processor can be programmed with Graphcore's Poplar SDK. We used PopART (Poplar Advanced Runtime), a graph runtime that takes computational graphs, currently ONNX models, and provides IPU-specific optimisations for inference and training. Users can also run graphs described by machine learning frameworks TensorFlow and PyTorch via the Poplar SDK.
We report in this paper on the benchmark we performed on the IPU Processor. We focus on evaluating the performance for inference tasks.
We evaluate latency, throughput, and energy efficiency, as good indicators of hardware performance [5] . Latency is the time between the user request and response. Throughput is the number of inference tasks per second that the system can complete. Energy efficiency is the inference task's total power consumption for the whole system. Throughput is measured in images per second for image-based DNN, and energy efficiency measured in images per second per Watt.
This paper evaluates C2 card performance on an imagebased neural network in terms of latency, throughput, and energy efficiency.
Overview
This report summarizes the performance of one C2 card performing inference on the recent image-based deep learning model ResNeXt101 [14] .
For the evaluation, we make use of the full compute capacity of the C2 card by using its two IPU processors 2 with each processor running one inference session in parallel. Access to IPU technology was delivered through the Microsoft Azure cloud (Preview Access to NDv3 Graphcore IPU powered Azure VM instances [3] )
The implementation uses a PyTorch model which is exported to the industry standard Open Neural Network eXchange format (ONNX) to run in PopART 3 .
As detailed in section 3.1.2, the performance metrics of the evaluation are:
• Latency: time per batch,
• Throughput: number of images per second,
• Energy efficiency: number of images per second per Watt.
We use these metrics to evaluate the performance of the C2 card for a real-time application and show that the IPUs provide a lowest latency of 1.36 ms and highest throughput of 2526.35 images per second, depending on the batch size. Details are given in section 3.2.
Background and related work
The use of neural networks has increased with many applications: classification, segmentation and language processing.
ResNeXt101 [14] with its 44M of parameters stored in 176 MB as 32-bit numbers is an image-based example of a large model.
For a typical application involving machine learning, 90% of the production cost is spent on inference [2] tasks. In real-time application, the latency is bound to the computation time during inference. Conversely, the training step is a lengthy phase that will affect the quality of the result but that does not impact user latency.
A simple way to increase the response rate of an application is to gather multiple queries into a single batch for the model inference. However, there is a trade-off between the response time and the batch size. Large batch sizes benefit from high parallelism but increase user latency. [1] studies the effect of batching inputs on 10 to 30 concurrent users. Their study shows that 90% of the queries are treated in a batch of size 4 with a limit of 10.
In their work, S. Gupta et al. [7] show that training a DNN using mixed-precision number representation with stochastic rounding results in little to no degradation in the model performance. Mixed-precision accelerates training and inference. This is especially true on hardware with specialized mixed-precision on chip, such as the Graphcore C2 card.
Benchmarks

Experimental setup 3.1.1 Hardware
Our experiments use one C2 card with its two IPU processors.
Implementation
Our implementation uses the PopART (Poplar Advanced Runtime) library provided with the Poplar SDK [6] . We used SDK version 1.0.136.
We import a ResNeXt101 model from PyTorch [4] format to ONNX, to run in PopART in mixed precision. Our implementation acquires one IPU device to perform the inference on the model. The images used for the inference are a subset of 10,000 images from the COCO validation set [9] . One instance of the implementation is launched on each IPU of the C2 card.
We measure the computation time of each running instance alongside the C2 card power consumption. We use gc-monitor from Graphcore driver utilities to measure the power consumption of one C2 card. The measurements are used to compute the latency, throughput and energy efficiency of the card.
Latency is measured in milliseconds per batch. It represents the overall time to get the output results from an input batch. The latency contains the following operation: preprocessing of the input batch, inference, and retrieval of the output from the device.
Throughput is measured in images per second and is obtained from the latency time measurement and the batch size. This measure represents the load that the hardware can handle for an image-based deep learning application.
Energy efficiency is measured in images per second per Watt. It represents the energy effectiveness of the hardware on an image-based deep learning application. The power is measured multiple times over a few minutes of inference and averaged. The energy efficiency is the throughput divided by the average power. 
Results
In tables 1, 2, 3 we present the latency, throughput, and energy efficiency results of the C2 card for ResNeXt101 [14] inference tasks. In the experiment, the batch size corresponds to the number of input given to the C2 card. The micro batch size refers to the input of one IPU processor. We experiment with batch size of 2, 4, 6, 8, 10, 12 on the C2 Card which translate to a micro batch size 1, 2, 3, 4, 5, 6 per IPU processor.
The C2 card shows the lowest latency of 1.36 ms on batch size 2 and the highest latency of 4.75 ms on batch size 12. The best throughput obtained is 2526.35 images per second with a batch size of 12. The C2 card is more efficient energy-wise on a larger batch size with 9.68 images per second per watt on batch size 10.
Overall the C2 card has excellent latency for real-time applications with high throughput capabilities. It reaches a stable images per second to power ratio from batch size 8. This makes batch sizes 8 to 12 good candidates to choose for optimal latency or throughput depending on the application without affecting the energy cost too much.
We tested batch sizes up to 12 ( processor memory of a single IPU in half precision, larger models can be run in a model parallel manner using pipelining, which can be controlled via the Poplar SDK. The benefit of training using a small batch size has been studied in [10] . Furthermore, due to latency constraint small batch sizes are mostly used in real-time inference applications [1] .
Conclusion
The C2 card provides fast and efficient performance for inference tasks. In our experiment, we report the lowest latency of 1.36 ms and the highest throughput of 2526.35 images per second on ResNeXt101 (respectively for batch size 2 and 12).
The C2 card is a promising technology that deep learn- ing practitioners should keep an eye on. Worthwhile future studies to complement this paper include the evaluation of pipelining large models over multiple IPUs and the analysis of training performance.
